



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/743,894	12/24/2003	Raminda Udaya Madurawe		4143
33380	7590	08/09/2005	EXAMINER	
RAMINDA U. MADURAWA			LE, DON P	
882 LOUISE DRIVE			ART UNIT	PAPER NUMBER
SUNNYVALE, CA 94087			2819	

DATE MAILED: 08/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

AK

**Office Action Summary**

Application No.

10/743,894

Applicant(s)

MADURAWA, RAMINDA UDAYA

Examiner

Don P. Le

Art Unit

2819

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --****Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 15 April 2004.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 17-20 is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date <u>12/24/03</u> | 6) <input type="checkbox"/> Other: _____  |

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1-16 are rejected under 35 U.S.C. 102(a) as being anticipated by Pugh et al. (US 6,801,052).

3. With respect to claims 1, 2, 7 and 10, figure 1A of Pugh discloses an apparatus (10,

examiner considers item 10 as a larger LUT circuit having other elements in it); comprising:

one or more secondary inputs (other functions);

one or more configurable logic states (output of LUT 20);

two or more LUT values (LUT 20 has multiple values); and

a programmable means (21, 22) to select a LUT value (value at X or Y) from a said secondary input or a said configurable logic state.

4. With respect to claims 3 and 11, the apparatus of Pugh used memory to control programmable means.

5. With respect to claim 4, the apparatus of Pugh received signals as either in true or complimentary logic levels. Inherently, the inputs of LUT have to be true and complimentary logic levels.

6. With respect to claim 6, figure 1A of Pugh discloses the secondary input (other functions) is a logic output.

Art Unit: 2819

7. With respect to claims 8 and 12, figure 1A of Pugh disclose a secondary input is A LUT circuit (input from 11 to 40).

8. With respect to claims 9 and 14, the apparatus of Pugh used a memory element selected from one of fuse links, anti-fuse capacitors, SRAM cells, DRAM cells, metal optional links, EPROM cells, EEPROM cells, flash cells, ferro-electric elements, optical elements, electro-chemical elements and magnetic elements.

9. With respect to claims 15 and 16, the apparatus of Pugh discloses the LUT can be implemented with multiple inputs.

***Claim Rejections - 35 USC § 103***

10. Claims 5 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Pugh et al. (US 6,801,052) in view of Sugibayashi et al. (US 6,515,551). The apparatus of Pugh does not specifically state the transistors of his device as being thin film transistors. Sugibayashi discloses a programmable logic device using thin film transistors for efficient design and performance. It would have been obvious to one of ordinary skill of art at the time the invention was made to have used thin film transistors in the apparatus of Pugh as taught by Sugibayashi for the purpose of efficient design and performance.

***Allowable Subject Matter***

11. Claims 17-20 are allowed.

12. The following is an examiner's statement of reasons for allowance:

With respect to claim 17, the prior art does not teach two selectable manufacturing configuration, wherein in a first selectable configuration, a RAM is formed, the memory circuit further comprising configurable thin-film memory elements; in a second selectable

configuration, a hard-wire ROM is formed in lieu of said RAM, said ROM duplicating one RAM pattern in the first selectable option.


Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Don P. Le whose telephone number is 571-272-1806. The examiner can normally be reached on 7AM - 5PM.

~~If attempts to reach the examiner by telephone are unsuccessful, the examiner's~~  
supervisor, Michael J. Tokar can be reached on 571-272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

8/7/2005



**DON LE**  
**PRIMARY EXAMINER**